

## TTL and CMOS logic listings

Written by Hans Summers

Sunday, 02 January 2011 11:44 -

---

Where I have located a datasheet, you'll see an [X](#). Click it to view the datasheet. I aim to fill in as many of the blanks as possible over time. If you have any additional information or find non-functional links, then please [Send me an Email](#).

74

74

74

74

Type	Description	Pins	HC
<a href="#">X</a>	00	Quad 2 Input NAND Gate14	<a href="#">X</a> <a href="#">X</a> <a href="#">X</a> <a href="#">X</a>
<a href="#">X</a>			
<a href="#">X</a>			
<a href="#">X</a>			
<a href="#">X</a>			
	01	Quad 2 Input NAND Gate14(OC)	
<a href="#">X</a>	02	Quad 2 Input Positive NOR14Gate	<a href="#">X</a> <a href="#">X</a> <a href="#">X</a> <a href="#">X</a>

## TTL and CMOS logic listings

Written by Hans Summers

Sunday, 02 January 2011 11:44 -

---

<a href="#">X</a>					
<a href="#">X</a>					
<a href="#">X</a>	03	Quad 2 Input Positive NAND Gate			<a href="#">X</a>
<a href="#">X</a>	04	Hex Inverter	14	<a href="#">X</a>	<a href="#">X</a> <a href="#">X</a> <a href="#">X</a> <a href="#">X</a>
<a href="#">X</a>					
<a href="#">X</a>					
<a href="#">X</a>					
<a href="#">X</a>	05	Hex Inverter (OC)	14	<a href="#">X</a>	<a href="#">X</a> <a href="#">X</a> <a href="#">X</a>
<a href="#">X</a>					
<a href="#">X</a>					
<a href="#">X</a>	06	Hex Inverter Buffer/Driver (OC)			<a href="#">X</a>
<a href="#">X</a>	07	30V,40mA Hex Buffer Driver (OC)			<a href="#">X</a>
<a href="#">X</a>	08	Quad 2 Input Positive AND Gate		<a href="#">X</a>	<a href="#">X</a> <a href="#">X</a> <a href="#">X</a> <a href="#">X</a>
<a href="#">X</a>					
<a href="#">X</a>					
<a href="#">X</a>	09	Quad 2 Input Positive AND Gate (OC)			<a href="#">X</a>

# TTL and CMOS logic listings

Written by Hans Summers  
 Sunday, 02 January 2011 11:44 -

---

<a href="#">X</a>	10	Triple 3 Input Positive NAND Gate	<a href="#">X</a>	<a href="#">X</a>	<a href="#">X</a>
<a href="#">X</a>					
<a href="#">X</a>					
<a href="#">X</a>					
	11	Triple 3 Input Positive AND Gate	<a href="#">X</a>	<a href="#">X</a>	<a href="#">X</a>
<a href="#">X</a>					
	12	Triple 3-Input Nand (Open Collector)			
	13	Dual 4-Input Schmitt Trig. NAND			
<a href="#">X</a>	14	Hex Schmitt Trigger 14	<a href="#">X</a>	<a href="#">X</a>	<a href="#">X</a>
<a href="#">X</a>					
<a href="#">X</a>					
<a href="#">X</a>					
	16	Hex Inverter Buffer/Driver (OC)			<a href="#">X</a>
	17	15V,40mA Hex Buffer/Driver (OC)			<a href="#">X</a>
	19	Hex Schmitt-Trigger Inverter			<a href="#">X</a>
	20	Dual 4 Input Positive NAND Gate	<a href="#">X</a>	<a href="#">X</a>	<a href="#">X</a>
<a href="#">X</a>					
	21	Dual 4 Input Positive AND Gate		<a href="#">X</a>	<a href="#">X</a>
<a href="#">X</a>					
	22	Dual 4-Input Nand Gate (Open Collector)			
	23	Expandable Dual 4-Input NOR Gate			
	25	Dual 4 Input Positive NOR Gate			<a href="#">X</a>
	26	Quad 2 Input NAND Gate (OC)			<a href="#">X</a>
	27	Triple 3 Input NOR Gate 14	<a href="#">X</a>	<a href="#">X</a>	

# TTL and CMOS logic listings

Written by Hans Summers  
 Sunday, 02 January 2011 11:44 -

---

<a href="#"><u>X</u></a>				
	28	Quad 2 Input NOR Buffer	14	
	30	8 Input Positive NAND Gate	4	<a href="#"><u>X</u></a> <a href="#"><u>X</u></a>
<a href="#"><u>X</u></a>				
	31	Delay Element	16	<a href="#"><u>X</u></a>
	32	Quad 2 Input Positive OR Gate	4	<a href="#"><u>X</u></a> <a href="#"><u>X</u></a> <a href="#"><u>X</u></a> <a href="#"><u>X</u></a>
<a href="#"><u>X</u></a>				
<a href="#"><u>X</u></a>				
<a href="#"><u>X</u></a>				
<a href="#"><u>X</u></a>				
	33	Quad 2 Input NOR Buffer (OC)	4	<a href="#"><u>X</u></a>
<a href="#"><u>X</u></a>				
	34	Hex Non-Inverter	14	<a href="#"><u>X</u></a>
	35	Hex Non-Inverter (OC)	14	<a href="#"><u>X</u></a>
	37	Quad 2 Input Positive NAND Buffer	4	<a href="#"><u>X</u></a>
<a href="#"><u>X</u></a>				
	38	Quad 2 Input NAND Buffer (OC)	4	<a href="#"><u>X</u></a> <a href="#"><u>X</u></a>
<a href="#"><u>X</u></a>				
<a href="#"><u>X</u></a>				
	40	Dual 4-Input Nand Buffer Gates	4	
	41	Bcd-Todecimal Decoder/Driver (Nixie)	16	<a href="#"><u>X</u></a>
	42	Excess-3 Decimal Decoder	16	
	43	Excess-3-Gray Decimal Decoder	16	
	44	Excess-3-Gray Decimal Decoder	16	
	45	BCD to Decimal Decoder/Driver (OC)	16	<a href="#"><u>X</u></a>
	46	BCD to 7 Segment Decoder/Driver (30V)	16	
	47	BCD to 7 Segment Decoder/Driver (15V)	16	<a href="#"><u>X</u></a>
<a href="#"><u>X</u></a>				
	48	BCD to 7 Segment Decoder/Driver	16	
	50	Xpan. Dual 2-Wide 2in A-01 Gate	4	

# TTL and CMOS logic listings

Written by Hans Summers

Sunday, 02 January 2011 11:44 -

51	Dual 2 Wide 2 Input AND/OR Inv.Gate								<a href="#">X</a>		
53	Xpan. 4-Wide 2in And/Or Inverter										
54	4 Wide 2-Input And/Or Inverter										
59	2 Wide 2-3 In And/Or Inverter Gate										
60	Dual 4-Input Expanders	14									
70	Edge Triggered Jk Flip Flop	14									
72	J-K Master Slave Flip Flop	14									
73	Dual J-K Master Slave Flip Flop								<a href="#">X</a>		
74	Dual D Type Edge Triggered Flip/Flop							<a href="#">X</a>	<a href="#">X</a>	<a href="#">X</a>	<a href="#">X</a>
<a href="#">X</a>											
<a href="#">X</a>											
<a href="#">X</a>											
<a href="#">X</a>											
75	Quad Bi-Stable Latch	16									<a href="#">X</a>
76	Dual J-K Master Slave Flip Flop	14									
77	4 Bit Bi-Stable Latch	14									
79	Dual D Flip Flop	14									
80	Gated Full Adder	14									
82	2-Bit Full Adder	14									
83	4 Bit Binary Full Adder	16									
85	4 Bit Magnitude Comparator	16									<a href="#">X</a>
86	Quad 2 Input XOR Gate	14						<a href="#">X</a>	<a href="#">X</a>	<a href="#">X</a>	
<a href="#">X</a>											
<a href="#">X</a>											
89	64-Bit RAM	16									
90	Decade Counter	14									<a href="#">X</a>
91	8-Bit Shift Register	14									
92	Divide-by-12 Decade Counter	14									<a href="#">X</a>
93	4 Bit Binary Counter	14									<a href="#">X</a>
94	4-Bit Shift Reg. Par. In/Set/Out	14									
95	4-Bit Right Shift Left Shift Reg.	14									
96	5-Bit Par. In Par. Outshift Reg.	14									
97	6 Bit Asynchronous Binary Rate Multiplier	14									<a href="#">X</a>
100	Dual 4-Bit Bistable Latch	24									
104	Gated J-K Master Slave Flip Flop	14									
107	Dual J-K Master Slave Flip Flop	14									<a href="#">X</a>

## TTL and CMOS logic listings

Written by Hans Summers

Sunday, 02 January 2011 11:44 -

---

<u>X</u>			
<u>X</u>	109	Dual J-K Positive Edge Triggered Flip/Flop	<u>X</u> <u>X</u> <u>X</u>
<u>X</u>			
<u>X</u>			
<u>X</u>	112	Dual J-K Negative Edge Triggered Flip/Flop	<u>X</u> <u>X</u>
<u>X</u>			
<u>X</u>	121	One Shot Multivibrator 14	<u>X</u>
	122	Retriggerable Monostable Multivibrator	<u>X</u>
	123	Dual One Shot Multivibrator	<u>X</u> <u>X</u>
<u>X</u>			
	124	Dual Voltage Controlled Oscillator	
	125	Tri-State Quad Buffer 14	<u>X</u> <u>X</u> <u>X</u> <u>X</u>
<u>X</u>			
<u>X</u>			
<u>X</u>			
	126	Tri-State Quad Buffer 14	<u>X</u>
<u>X</u>			
	128	Quad 2 Input NOR Line Driver	<u>X</u>
	132	Quad Schmitt Trigger 14	<u>X</u> <u>X</u>
<u>X</u>			
	133	13 Input NAND Gate 16	<u>X</u>
	136	Quad Exclusive OR Gate (OC)	<u>X</u>
	137	3/8 Decoder Multiplexer 16	<u>X</u>
	138	Expandable 3/8 Decoder 16	<u>X</u> <u>X</u> <u>X</u> <u>X</u>
<u>X</u>			
<u>X</u>			

# TTL and CMOS logic listings

Written by Hans Summers  
 Sunday, 02 January 2011 11:44 -

---

<a href="#"><u>X</u></a>				
	139	Dual 2 to 4 Decoder Demultiplexer		<a href="#"><u>X</u></a> <a href="#"><u>X</u></a> <a href="#"><u>X</u></a>
<a href="#"><u>X</u></a>				
<a href="#"><u>X</u></a>				
	140	Dual 4 Input NAND Line Driver		
	141	Bcd-Todecimal Decoder/Driver (Nixie)		<a href="#"><u>X</u></a>
	145	BCD to Decimal Decoder/Driver (OC)		<a href="#"><u>X</u></a>
<a href="#"><u>X</u></a>				
	147	10 to 4 Line Priority Encoder	16	
	148	8 to 3 Priority Encoder	16	<a href="#"><u>X</u></a>
<a href="#"><u>X</u></a>				
	150	16 Line Multiplexer	24	
	151	8 Line Multiplexer	16	<a href="#"><u>X</u></a> <a href="#"><u>X</u></a> <a href="#"><u>X</u></a> <a href="#"><u>X</u></a>
<a href="#"><u>X</u></a>				
<a href="#"><u>X</u></a>				
	152	8-Channel Data Selector	14	
	153	Dual 4 Input Multiplexer	16	<a href="#"><u>X</u></a> <a href="#"><u>X</u></a> <a href="#"><u>X</u></a>
<a href="#"><u>X</u></a>				
<a href="#"><u>X</u></a>				
	154	4 Line to 16 Line Decoder Demultiplexer	20	<a href="#"><u>X</u></a> <a href="#"><u>X</u></a>
	155	Dual 2 to 4 Demultiplexer	18	
	156	Dual 2 to 4 Demultiplexer (OC)	18	<a href="#"><u>X</u></a> <a href="#"><u>X</u></a>
<a href="#"><u>X</u></a>				
	157	Quad 2 Input Multiplexer (OC)	22	<a href="#"><u>X</u></a> <a href="#"><u>X</u></a> <a href="#"><u>X</u></a> <a href="#"><u>X</u></a>
<a href="#"><u>X</u></a>				

## TTL and CMOS logic listings

Written by Hans Summers

Sunday, 02 January 2011 11:44 -

---

<a href="#"><u>X</u></a>				
<a href="#"><u>X</u></a>				
<a href="#"><u>X</u></a>	158	Quad 2 Input Data Selector/Multiplexer	<a href="#"><u>X</u></a>	<a href="#"><u>X</u></a>
<a href="#"><u>X</u></a>				
<a href="#"><u>X</u></a>	159	4 to 16 Line Decoder		<a href="#"><u>X</u></a>
	160	Synchronous 4 Bit Decade Counter		
	161	Synchronous 4 Bit Binary Counter	<a href="#"><u>X</u></a>	<a href="#"><u>X</u></a>
<a href="#"><u>X</u></a>			<a href="#"><u>X</u></a>	<a href="#"><u>X</u></a>
<a href="#"><u>X</u></a>				
<a href="#"><u>X</u></a>				
<a href="#"><u>X</u></a>	162	Synchronous 4 Bit Binary Counter		<a href="#"><u>X</u></a>
	163	Binary Synchronous 4 Bit Counter	<a href="#"><u>X</u></a>	<a href="#"><u>X</u></a>
<a href="#"><u>X</u></a>			<a href="#"><u>X</u></a>	<a href="#"><u>X</u></a>
<a href="#"><u>X</u></a>				
<a href="#"><u>X</u></a>				
<a href="#"><u>X</u></a>	164	8 Bit Serial In/Parallel Out Shift Register	<a href="#"><u>X</u></a>	<a href="#"><u>X</u></a>
<a href="#"><u>X</u></a>				
<a href="#"><u>X</u></a>				
<a href="#"><u>X</u></a>	165	8 Bit Parallel In/Serial Out Shift Register	<a href="#"><u>X</u></a>	<a href="#"><u>X</u></a>
<a href="#"><u>X</u></a>				
<a href="#"><u>X</u></a>	166	8 Bit Parallel In/Serial Out Shift Register		<a href="#"><u>X</u></a>
<a href="#"><u>X</u></a>				
	169	Synchronous 4 Bit Binary Up/Down Counter	<a href="#"><u>X</u></a>	<a href="#"><u>X</u></a>

# TTL and CMOS logic listings

Written by Hans Summers  
 Sunday, 02 January 2011 11:44 -

---

<a href="#"><u>X</u></a>				
<a href="#"><u>X</u></a>				
	170	4 X 4 Register File (O/C) 16		
	173	Tri-State Quad D Flip/Flop		<a href="#"><u>X</u></a>
	174	Hex D Type Flip/Flop with Clear	<a href="#"><u>X</u></a>	<a href="#"><u>X</u></a> <a href="#"><u>X</u></a> <a href="#"><u>X</u></a> <a href="#"><u>X</u></a>
<a href="#"><u>X</u></a>				
<a href="#"><u>X</u></a>				
	175	Quad D Type Edge Triggered Flip/Flop	<a href="#"><u>X</u></a>	<a href="#"><u>X</u></a> <a href="#"><u>X</u></a> <a href="#"><u>X</u></a> <a href="#"><u>X</u></a>
<a href="#"><u>X</u></a>				
<a href="#"><u>X</u></a>				
	176	Presettable 35-Mhz Decade Counter		
	177	Presettable 35-Mhz 4-Bit Binary Counter		
	180	8-Bit Odd/Even Parity Generator/Checker		
	181	Airthmetic Logic Unit / Function Generator		<a href="#"><u>X</u></a>
	182	Look-Ahead Carry Generator		
	189	64 Bit BIPOLAR Scratch Pad Memory		
	190	Synchronous Decade Up/Down Counter		
	191	Synchronous Binary Up/Down Counter	<a href="#"><u>X</u></a>	<a href="#"><u>X</u></a> <a href="#"><u>X</u></a>
<a href="#"><u>X</u></a>				
	192	Synchronous Bcd Decade Up/Down Counter		
	193	Synchronous Binary Up/Down Counter	<a href="#"><u>X</u></a>	<a href="#"><u>X</u></a>
<a href="#"><u>X</u></a>				
	194	4 Bit Bi-Directional Universal Shift Register		<a href="#"><u>X</u></a>
	195	4 Bit Parallel Access Shift Register		
	196	Presettable 50-Mhz 4-Bit Decade Counter		
	197	Presettable 50-Mhz 4-Bit Binary Counter		

# TTL and CMOS logic listings

Written by Hans Summers  
 Sunday, 02 January 2011 11:44 -

199	8-Bit Bidirectional Universal Shift Register	24							
221	Dual Monostable Multivibrator with Clear	16							<u>X</u>
<u>X</u>									
224	16 x 4 Synchronous FIFO with 3-state outputs	16							<u>X</u>
229	16 x 5 synchronous FIFO memory	20							<u>X</u>
232	16 x 4 synchronous FIFO memory	16							<u>X</u>
236	64 x 4 synchronous FIFO memory	16							<u>X</u>
237	3 to 8 Line Latched Decoder	6							
238	3 to 8 Line Non-Inverting Decoder	6							
240	Octal Tri-State Inverter Buffer	20							<u>X</u> <u>X</u> <u>X</u> <u>X</u>
<u>X</u>									
<u>X</u>									
<u>X</u>									
241	Octal Tri-State Buffer	20							<u>X</u> <u>X</u> <u>X</u>
<u>X</u>									
243	Quad Bus Transceiver	14							<u>X</u>
<u>X</u>									
244	Octal Tri-State Buffer	20							<u>X</u> <u>X</u> <u>X</u> <u>X</u>
<u>X</u>									
<u>X</u>									
<u>X</u>									
245	Octal Tri-State Transceiver	20							<u>X</u> <u>X</u> <u>X</u> <u>X</u>
<u>X</u>									
<u>X</u>									

# TTL and CMOS logic listings

Written by Hans Summers  
 Sunday, 02 January 2011 11:44 -

---

<a href="#"><u>X</u></a>				
<a href="#"><u>X</u></a>				
247	BCD to 7-segment Decoder/Driver			<a href="#"><u>X</u></a>
251	Data Selector/Multiplexer		<a href="#"><u>X</u></a>	<a href="#"><u>X</u></a> <a href="#"><u>X</u></a> <a href="#"><u>X</u></a> <a href="#"><u>X</u></a>
<a href="#"><u>X</u></a>				
<a href="#"><u>X</u></a>				
253	Tri-State Dual 4 Input Multiplexer		<a href="#"><u>X</u></a>	<a href="#"><u>X</u></a> <a href="#"><u>X</u></a>
<a href="#"><u>X</u></a>				
<a href="#"><u>X</u></a>				
257	Tri-State Quad 2 Input Multiplexer		<a href="#"><u>X</u></a>	<a href="#"><u>X</u></a> <a href="#"><u>X</u></a>
<a href="#"><u>X</u></a>				
<a href="#"><u>X</u></a>				
258	Tri-State Quad 2 Input Multiplexer		<a href="#"><u>X</u></a>	<a href="#"><u>X</u></a>
<a href="#"><u>X</u></a>				
<a href="#"><u>X</u></a>				
259	8 Bit Addressable Latch	16	<a href="#"><u>X</u></a>	<a href="#"><u>X</u></a>
<a href="#"><u>X</u></a>				
260	Dual 5 Bit Input NOR Gate	4		
265	Quad Complementary-Output Elements			
266	Quad 2-Input exclusive-NOR Gate, O/C outputs			<a href="#"><u>X</u></a>
269	8 Bit Up/Down Counter	24		<a href="#"><u>X</u></a>
273	Octal D Type Flip/Flop with Clear	20	<a href="#"><u>X</u></a>	<a href="#"><u>X</u></a> <a href="#"><u>X</u></a> <a href="#"><u>X</u></a> <a href="#"><u>X</u></a>
<a href="#"><u>X</u></a>				

# TTL and CMOS logic listings

Written by Hans Summers

Sunday, 02 January 2011 11:44 -

---

[X](#)

[X](#)

276	Quad J-K Flip Flop	20			
279	Quad R-S Latch	16			<a href="#"><u>X</u></a>
280	9 Bit Parity Generator/Checker	16	<a href="#"><u>X</u></a>	<a href="#"><u>X</u></a>	<a href="#"><u>X</u></a>

[X](#)

[X](#)

283	4 Bit Binary Adder	16			<a href="#"><u>X</u></a>
284	Tri-State 4-Bit Multiplexer (Multiplier?)	16			
285	Tri-State 4-Bit Multiplexer (Multiplier?)	16			
286	9 Bit Parity Generator/Checker	16			<a href="#"><u>X</u></a>
292	16 Bit Programmable Frequency Divider	16			<a href="#"><u>X</u></a>
293	4-bit Binary Counters	14			<a href="#"><u>X</u></a>
294	16 Bit Programmable Frequency Divider	16			<a href="#"><u>X</u></a>
297	Digital Phase Locked Loop	16			<a href="#"><u>X</u></a>
298	Quad 2-input Multiplexers with storage	16			<a href="#"><u>X</u></a>
299	8 Bit Shift/Storage Register	20	<a href="#"><u>X</u></a>	<a href="#"><u>X</u></a>	<a href="#"><u>X</u></a>

[X](#)

321	Crystal Oscillator	16			
323	8 Bit Shift/Storage Register	20	<a href="#"><u>X</u></a>		<a href="#"><u>X</u></a>

348	8 to 3 Priority Encoder	16			<a href="#"><u>X</u></a>
351	Dual Data Selector/Multiplexer T.S. Output	20			
365	Tri-State Hex Buffer	16			<a href="#"><u>X</u></a>
366	Hex Inverting Bus Drivers	16			
367	Tri-State Hex Buffer	16			<a href="#"><u>X</u></a>
368	Tri-State Hex Inverter	16			<a href="#"><u>X</u></a>
373	Tri-State Octal Transparent Latch	20	<a href="#"><u>X</u></a>	<a href="#"><u>X</u></a>	<a href="#"><u>X</u></a>

[X](#)

## TTL and CMOS logic listings

Written by Hans Summers

Sunday, 02 January 2011 11:44 -

---

<a href="#"><u>X</u></a>				
<a href="#"><u>X</u></a>				
<a href="#"><u>X</u></a>				
<a href="#"><u>X</u></a>	374	Tri-State Octal D Flip/Flop	20	<a href="#"><u>X</u></a> <a href="#"><u>X</u></a> <a href="#"><u>X</u></a> <a href="#"><u>X</u></a>
<a href="#"><u>X</u></a>				
<a href="#"><u>X</u></a>				
<a href="#"><u>X</u></a>				
<a href="#"><u>X</u></a>	375	Quad Latch	16	<a href="#"><u>X</u></a>
<a href="#"><u>X</u></a>	377	Octal D Type Flip/Flop with Enable	20	<a href="#"><u>X</u></a> <a href="#"><u>X</u></a> <a href="#"><u>X</u></a>
<a href="#"><u>X</u></a>				
<a href="#"><u>X</u></a>	378	Hex D Flip/Flop with Enable	16	<a href="#"><u>X</u></a>
<a href="#"><u>X</u></a>	379	Hex D Flip/Flop with Enable, Inverted Outputs	16	<a href="#"><u>X</u></a>
<a href="#"><u>X</u></a>	390	Dual Decade Ripple Counter	10	<a href="#"><u>X</u></a>
<a href="#"><u>X</u></a>	393	Dual 4 Bit Binary Ripple Counter	4	<a href="#"><u>X</u></a>
<a href="#"><u>X</u></a>				
<a href="#"><u>X</u></a>	399	Quad 2 Input Multiplexer	16	<a href="#"><u>X</u></a> <a href="#"><u>X</u></a> <a href="#"><u>X</u></a>
<a href="#"><u>X</u></a>				
<a href="#"><u>X</u></a>	423	Multivibrator (no trigger from clear)	16	<a href="#"><u>X</u></a>
<a href="#"><u>X</u></a>	442	Quad tridirectional bus drivers	20	<a href="#"><u>X</u></a>
<a href="#"><u>X</u></a>	465	Octal Buffer Tri-State Output	20	<a href="#"><u>X</u></a>
<a href="#"><u>X</u></a>	518	Octal Comparator	20	<a href="#"><u>X</u></a>
<a href="#"><u>X</u></a>	520	Octal Comparator	20	<a href="#"><u>X</u></a> <a href="#"><u>X</u></a> <a href="#"><u>X</u></a>
<a href="#"><u>X</u></a>				

## TTL and CMOS logic listings

Written by Hans Summers

Sunday, 02 January 2011 11:44 -

---

<a href="#">X</a>	521	Octal Comparator	20	<a href="#">X</a>	<a href="#">X</a>	<a href="#">X</a>	
	533	Octal Transparent latch, Tri-State Output	20	<a href="#">X</a>	<a href="#">X</a>	<a href="#">X</a>	
	534	Inverting Octal D Flip/Flop	20	<a href="#">X</a>	<a href="#">X</a>	<a href="#">X</a>	
<a href="#">X</a>	540	Octal Buffer and Line DR/TK Inverted	20	<a href="#">X</a>	<a href="#">X</a>	<a href="#">X</a>	<a href="#">X</a>
<a href="#">X</a>							
<a href="#">X</a>	541	Octal Buffer and Line DR/TK Non-Inverting	20	<a href="#">X</a>	<a href="#">X</a>	<a href="#">X</a>	<a href="#">X</a>
<a href="#">X</a>							
<a href="#">X</a>							
	543	Octal Registered Transceiver	24	<a href="#">X</a>			
	545	Octal Tri-State Transceiver	24	<a href="#">X</a>			
	561	Synchronous 4-bit counter, 3-state	20		<a href="#">X</a>		
	563	Inverted Octal D Type Latch	20	<a href="#">X</a>		<a href="#">X</a>	
	564	Octal D Type Latch	20	<a href="#">X</a>		<a href="#">X</a>	
	569	Synchronous Bi-Directional Binary Counter	20			<a href="#">X</a>	
	573	Octal D Type Latches	20	<a href="#">X</a>	<a href="#">X</a>	<a href="#">X</a>	<a href="#">X</a>

## TTL and CMOS logic listings

Written by Hans Summers

Sunday, 02 January 2011 11:44 -

---

<u>X</u>				
<u>X</u>				
<u>X</u>				
	574	Octal D Type Flip/Flop	20	<u>X</u> <u>X</u> <u>X</u> <u>X</u>
<u>X</u>				
<u>X</u>				
<u>X</u>				
	575	Octal D Type Flip/Flop	20	<u>X</u>
	576	Inverting Octal D Type Flip/Flop	20	<u>X</u>
	577	Octal D Type Flip/Flop	20	<u>X</u>
	579	8 Bit Up/Down Counter	20	<u>X</u>
	580	Inverting Octal D Type Latch	20	<u>X</u>
	589	8 Bit Shift Register with Input Latch	16	<u>X</u>
	590	8 Bit Binary Counter, O/P Register 3-state	16	<u>X</u>
	592	8 Bit Binary Counter with Input Register	16	<u>X</u>
	593	8 Bit Binary Counter, O/P Register TS I/O	16	<u>X</u>
	594	8 Bit Binary Counter, O/P Register TS I/O	16	<u>X</u>
<u>X</u>				
	595	8 Bit Shift Register with Output Latch	16	<u>X</u>
<u>X</u>				
	596	8 Bit Shift Register with Output Latch	16	<u>X</u>
	597	8 Bit Shift Register with Input Latch	16	<u>X</u>
	598	8 Bit Shift Register with Input Latch	16	<u>X</u>
	604	16 to 8 Multiplexer (High Speed)	20	
	620	Octal Bus Transceivers	20	<u>X</u>
<u>X</u>				
	621	Octal Bus Transceivers	20	<u>X</u>
<u>X</u>				
	623	Octal Bus Transceivers	20	<u>X</u>
<u>X</u>				

# TTL and CMOS logic listings

Written by Hans Summers

Sunday, 02 January 2011 11:44 -

---

<a href="#">624</a>	Voltage Controlled Oscillator	10			<a href="#">X</a>
<a href="#">628</a>	Voltage Controlled Oscillator	10			<a href="#">X</a>
<a href="#">629</a>	Voltage Controlled Oscillator	10			<a href="#">X</a>
<a href="#">638</a>	Octal Bus Transceivers	20			<a href="#">X</a>
<a href="#">639</a>	Octal Bus Transceivers	20			<a href="#">X</a>
<a href="#">640</a>	Octal Bus Transceiver	20			<a href="#">X</a> <a href="#">X</a>
<a href="#">X</a>					
<a href="#">641</a>	Octal Bus Transceiver	20			<a href="#">X</a>
<a href="#">X</a>					
<a href="#">642</a>	Octal Bus Transceiver	20			<a href="#">X</a>
<a href="#">X</a>					
<a href="#">645</a>	Octal Bus Transceiver	20			<a href="#">X</a>
<a href="#">X</a>					
<a href="#">646</a>	Octal TS Bus Transceiver	24	Non-Inverting		<a href="#">X</a> <a href="#">X</a> <a href="#">X</a>
<a href="#">X</a>					
<a href="#">X</a>					
<a href="#">648</a>	Octal TS Bus Transceiver	24	Inverting		<a href="#">X</a> <a href="#">X</a> <a href="#">X</a>
<a href="#">X</a>					
<a href="#">X</a>					
<a href="#">651</a>	Octal Bus Transceiver	24	Non-Inverting		<a href="#">X</a> <a href="#">X</a>
<a href="#">652</a>	Octal Bus Transceiver	24	Non-Inverting		<a href="#">X</a> <a href="#">X</a> <a href="#">X</a>
<a href="#">X</a>					
<a href="#">X</a>					
<a href="#">653</a>	Octal Bus Transceiver	24			<a href="#">X</a>
<a href="#">654</a>	Octal Bus Transceiver	24			<a href="#">X</a>

# TTL and CMOS logic listings

Written by Hans Summers

Sunday, 02 January 2011 11:44 -

666	Octal D Type Latch, 3-state	24		<u>X</u>	
667	Octal D Type Latch, 3-state	24		<u>X</u>	
669	Synchronous 4-Bit Up/Down	16	Binary Counter		<u>X</u>
670	Tri-State 4 4 Register File	16			<u>X</u>
673	16 Bit Shift Register, 16 Bit	24	Parallel Output	<u>X</u>	
<u>X</u>					
674	16 Bit Shift Register, 16 Bit	24	Parallel Output		<u>X</u>
675	16 Bit Shift Register, 16 Bit	24	Parallel Output	<u>X</u>	
676	16 Bit Shift Register, 16 Bit	24	Parallel Output	<u>X</u>	
679	12-Bit Address Comparator	16			<u>X</u>
682	8 Bit Magnitude Comparator	20			<u>X</u>
684	8 Bit Magnitude Comparator	20			<u>X</u>
688	8 Bit Magnitude Comparator	20		<u>X</u>	<u>X</u>
<u>X</u>					
697	Synchronous 4-Bit Up/Down	20	Binary Counter		<u>X</u>
760	Octal Buffer & Line Driver	20	OC		<u>X</u>
779	8-bit bidirectional binary	16	counter, 3-state	<u>X</u>	
804	Hex 2-input NAND drivers	20			<u>X</u>
805	Hex 2-input NOR drivers	20			<u>X</u>
821	10 Bit D Type Flip/Flop	24		<u>X</u>	<u>X</u> <u>X</u>
823	9 Bit D Type Flip/Flop	24		<u>X</u>	<u>X</u>
825	8 Bit D Type Flip/Flop	24		<u>X</u>	<u>X</u>
827	10 Bit Buffer/Line Driver	24		<u>X</u>	
832	Hex 2-input OR drivers	20			<u>X</u>
841	10 Bit Transparent Latch	24		<u>X</u>	<u>X</u>
843	9 Bit Transparent Latch	24		<u>X</u>	<u>X</u>
857	Hex 2-line to 1-line multiplexer,	24	3-state		<u>X</u>
867	Synchronous 8-bit up/down	20	Binary Counter	<u>X</u>	
869	Synchronous 8-bit up/down	20	Binary Counter	<u>X</u>	
870	Dual 16 by 4 register files	24		<u>X</u>	
873	Dual 4-bit latches, 3-state	24		<u>X</u>	

## TTL and CMOS logic listings

Written by Hans Summers

Sunday, 02 January 2011 11:44 -

---

874	Dual 4-bit D-type flip flops	24-state	<a href="#">X</a>
876	Dual 4-bit D-type flip flops	24-state	<a href="#">X</a>
899	9-Bit Latchable Transceiver	28 with parity checker/generator	<a href="#">X</a>
902	Hex Buffer (TTL Interface)	14	
906	Open Drain Buffer (Active Pull Down)	14	
908	Dual High Voltage CMOS Driver	8	
912	Display Controller 6 Digit	28 Segment	
914	Hex Schmitt Trigger, External Voltage Inputs	14	
922	16 Key Keyboard Encoder	18	
923	20 Key Keyboard Encoder	20	
925	4 Digit Counter, Multiplexed 7 Segment Drive	16	
990	Octal D-type Latch, 3-state	20	<a href="#">X</a>
992	9-Bit D-type readback latch, 3-state	24	<a href="#">X</a>
994	10-Bit D-type readback latch	24	<a href="#">X</a>
996	Octal D-type readback latch	24	<a href="#">X</a>
4000	Dual 3 Input NOR Gate plus Inverter	14	
4001	Quad 2 Input NOR Gate	14	<a href="#">X</a>
4002	Dual 4 Input NOR Gate	14	
4006	18 Bit Static Shift Register	14	
4007	Dual Complementary Pair plus Inverter	14	
4008	4 Bit Full Adder	16	
4009	Hex Inverting Buffers	16	
4010	Hex Buffer (Non-Inverting)	6	
4011	Quad 2 Input NAND Gate	14	<a href="#">X</a>
4012	Dual 4 Input NAND Gate	14	
4013	Dual D Flip/Flop with Set/Reset	14	<a href="#">X</a>
4014	8 Bit Static Shift Register	16	
4015	Dual 4 Bit Static Shift Register	16	
4016	Quad Bi-Lateral Switch	14	<a href="#">X</a>
4017	Decade Counter/Divider	16	
4018	Presettable Divide-by-N Counter	16	
4019	Quad AND/OR Select Gate	16	
4020	14 Stage Ripple Carry Binary Counter	14	<a href="#">X</a>
4021	8 Bit Static Shift Register	16	<a href="#">X</a>
4022	Divide-by-8 Counter/Divider	16	
4023	Triple 3 Input NAND Gate	14	
4024	7 Bit Binary Counter	14	
4025	Triple 3 Input NOR Gate	14	
4026	Bcd Decade Counter, 7-Segment Decoder	16	
4027	Dual J-K Flip/Flop	16	
4028	BCD-to-Decimal Decoder	16	
4029	Presettable Up/Down Binary/Decade Counter	16	
4030	Quad EX-OR Gate	14	

---

## TTL and CMOS logic listings

Written by Hans Summers

Sunday, 02 January 2011 11:44 -

---

4031	64- Stage Shift Register	16		
4032	Triple Positive Logic Serial Adders	16		
4033	Bcd Decade Counter, 7-Segment Decoder	16		
4034	8-Bit Bi-Directional Shift Register	8		
4035	4 Bit Shift Register	16		
4038	Triple Negative Logic Serial Adders	16		
4040	12 Bit Binary Ripple Counter/Divider	16	<a href="#"><u>X</u></a>	
4041	Quad True/Complement Buffer	16		
4042	Quad D Latch	16		
4043	Quad Tri-State NOR R/S Latch	16		
4044	Quad Tri-State NAND R/S Latch	16		
4045	21-Stage Binary Counter/Divide W/Oscillator	16		
4046	Phase Locked Loop	16	<a href="#"><u>X</u></a>	
4047	Monostable/Astable Multivibrator	16		<a href="#"><u>X</u></a>
4048	8-Input Expandable Multifunction Gate	16		
4049	Hex Inverting Buffer	16	<a href="#"><u>X</u></a>	<a href="#"><u>X</u></a>
4050	Hex Buffer	16	<a href="#"><u>X</u></a>	<a href="#"><u>X</u></a>
4051	Single 8 Channel Multiplexer	16	<a href="#"><u>X</u></a>	<a href="#"><u>X</u></a>
4052	Differential 4 Channel Multiplexer	16	<a href="#"><u>X</u></a>	<a href="#"><u>X</u></a>
4053	Triple 2 Channel Multiplexer	16	<a href="#"><u>X</u></a>	<a href="#"><u>X</u></a>
4054	BCD to 7 Segment LCD Decoder/Driver	16		
4055	Bcd To 7-Segment Decoder Lcd	16		
4056	Bcd To 7-Segment Decoder Lcd Driver	16		
4059	Programmable Divide-by-24 Counter	16		
4060	14 Stage Ripple Carry Binary Counter	16	<a href="#"><u>X</u></a>	<a href="#"><u>X</u></a>
4063	4 Bit Magnitude Comparator	16		
4066	Quad Bi-Lateral Switch	14	<a href="#"><u>X</u></a>	<a href="#"><u>X</u></a>
4067	16 Channel Analogue Multiplexer/Demultiplexer	16		
4068	8 Input NAND Gate	14		
4069	Hex Inverter	14		<a href="#"><u>X</u></a>
4070	Quad Exclusive OR Gate	14		
4071	Quad 2 Input OR Gate	14		

## TTL and CMOS logic listings

Written by Hans Summers

Sunday, 02 January 2011 11:44 -

---

4072	Dual 4 Input OR Gate	14	
4073	Triple 3 Input AND Gate	14	
4075	Triple 3 Input OR Gate	14	
4076	Tri-State Quad Latch	16	
4077	Quad Exclusive NOR Gate	14	
4078	8 Input NOR/OR Gate	14	
4081	Quad 2 Input AND Gate	14	
4082	Dual 4 Input AND Gate	14	
4085	Dual 2 Wide Input AND/OR Invert Gate	14	
4086	Expandable 4 Wide, 2 Input AND-OR-INVERT Gate	14	
4089	Cascadable 4-Bit Binary Rate Multiplier	16	
4093	Quad 2 Input NAND Schmitt Trigger	14	<a href="#">X</a>
4094	8 Stage Shift and Store Bus Register	16	
4095	Gated J-K Master Slave Flip-Flop	14	
4096	Gated J-K Master Slave Flip-Flop	14	
4097	Differential 8-Channel MUX/Demux	24	
4098	Retriggerable Dual Monostable Multivibrator	14	
4099	8 Bit Addressable Latch	16	
4104	Tri-State Quad Low Voltage to High Voltage Translator	16	
4106	Hex Schmitt Trigger (40106)	14	
4161	4 Bit Synchronous Programmable Binary Counter	16	
4163	4 Bit Synchronous Programmable Binary Counter	16	
4174	Hex D-type Flip-Flops	16	
4175	4 D-type Flip-Flops	16	
4194	4 Bit Bidirectional Shift Register	16	
4500	Industrial Control Unit	16	
4501	Dual 4-Input NAND, 2-Input NOR/OR gate	14	
4502	Strobed Hex Inverter/Buffer	16	
4503	Tri-State Hex Buffer	16	
4504	Hex Level Shifter	16	
4506	Dual Expandable AND/OR Gate	14	
4508	Dual 4 Bit Latch	24	
4510	BCD Up/Down Counter	16	
4511	BCD to 7 Segment Decoder/Driver	16	
4512	8 Channel Data Selector	16	
4513	BCD-to-7-Segment Latch/Decoder/Driver with Ripple Blanking	16	
4514	4 Bit Latch/4 to 16 Line Decoder (High)	24	<a href="#">X</a>
4515	4 Bit Latch/4 to 16 Line Decoder (Low)	24	
4516	Binary Up/Down Counter	16	
4517	Dual 64 Bit Static Shift Register	16	
4518	Dual BCD Up Counter	16	
4519	4 Bit AND/OR Selector	16	
4520	Dual Binary Up Counter	16	
4521	24 Stage Frequency Divider	16	
4522	Divide-by-N Counter (BCD)	16	
4526	Divide-by-N Counter (Binary)	16	

## TTL and CMOS logic listings

Written by Hans Summers

Sunday, 02 January 2011 11:44 -

4527	BCD Rate/Multiplier	16		
4528	Dual Retriggerable Resetttable/Monostable Multivibrator	16		
4529	Dual 4-Channel Analog Data Selector	16		
4530	Dual 5-Input Majority Logic Gate	16		
4531	12-Bit Parity Tree	16		
4532	8 Input Priority Encoder	16		
4534	Real Time 5-Decade Counter	24		
4536	Programmable Timer	16		
4538	Dual Monostable Multivibrator	16	<a href="#">X</a>	<a href="#">X</a>
4539	Dual 4 Channel Data Selector/Multiplexer	16		
4541	Programmable Oscillator Timer	16		<a href="#">X</a>
4543	BCD to 7 Segment Latch/Decoder/Driver for LCDs	16		
4544	BCD-to-7-Segment Latch/Decoder/Driver with Ripple Blanking	16		
4547	High Current BCD-to-7-Segment Decoder/Driver	16		
4551	Quad 2 Input Analogue Multiplexer	16		
4553	3 Digit BCD Counter	16		
4555	Dual Binary-to-1 of 4 Decoder/Demultiplexer	16		
4556	Dual Binary-to-1 of 4 Decoder/Demultiplexer (Inverting)	16		
4557	1 -to-64 Bit Variable Length Shift Register	16		
4558	BCD-to-7-Segment Decoder	16		
4559	Successive Approximation Register	16		
4560	NBCD Adder	16		
4561	9 's Complementer	14		
4562	128-Bit Static Shift Register	14		
4568	Phase Comparator and Programmable Counter	16		
4569	Programmable Dual Binary/BCD Counter	16		
4572	Hex Gate	16		
4580	4x4 Multiport Register	24		
4582	Look-Ahead Carry Generator	16		
4583	Dual Schmitt Trigger	16		
4584	Hex Schmitt Trigger	14		
4585	4 Bit Magnitude Comparator	16		
4598	8 Bit Bus Compatible Addressable Latch	16		
4599	8 Bit Addressable Latch	18		
4724	8-Bit Addressable Latch	16		
40085	Cascadable 4-Bit Magnitude Comparator	16		
40097	Hex 3 State Buffer	16		
40098	Hex 3 State Inverting Buffer	16		
40100	32-Stage Static Left/Right Shift Register	16		
40101	9-Bit Parity Generator/Checker	16		
40102	Presetttable Sync. Bcd 2-Decade Down Counter	16		
40103	Presetttable 8 Bit Binary Down Counter	16		
40104	4-Bit Bidir. Univ. Shift Register	16		
40105	16-Word By 4-Bit Fifo Register	16		

## TTL and CMOS logic listings

Written by Hans Summers

Sunday, 02 January 2011 11:44 -

---

40106	Hex Schmitt Trigger	14	<a href="#">X</a>
40107	Dual 2 Input NAND Gate (Driver)	6	
40108	4x4 Multiport Register	24	
40109	Quad Low-To-High Voltage Level Shifters	16	
40110	Bcd Decade Up/Down Counter/Decoder	16	
40114	64 Bit (16 x 4)RAM	16	
40147	10 Line to 4 Line DCD Priority Encoder	16	
40160	Sync. Bcd Decade Counter w/Clear	16	
40161	Synchronous Binary Counter	16	
40163	Sync. 4-Bit Binary Counter w/Sync. Clear	16	
40164	Hex D-Type Flip Flops Single Rail Output	16	
40174	Hex D Flip/Flop	16	
40175	Quad D Flip/Flop	16	
40181	Arithmetic Logic Unit/Function Generator	24	
40182	Look Ahead Carry Generator	16	
40192	Decade Up/Down Counter	16	
40193	Binary Up/Down Counter	16	
40194	4-Bit Bidir. Univ. Shift Register	16	
40244	Octal Buffers with Tri-State Outputs	20	
40245	Octal Bus Transceiver with Tri-State Output	20	
40257	Quad 2-To -1 Line Data Selector/Mux	16	
40373	Octal Transparent Latch with Tri-State Outputs	20	
40374	Octal D Type Flip/Flop with Tri-State Outputs	20	